

What is claimed is:

- 1 1. A microelectronic device comprising:
 - 2 a die fixed within a package core;
 - 3 a metallization layer built up upon said die and said package core; and
 - 4 a grid array interposer unit having a first surface laminated to said metallization
 - 5 layer, said grid array interposer unit having an array of electrical contacts on a second
 - 6 surface thereof for connection to an external circuit board.

- 1 2. The microelectronic device claimed in claim 1, wherein:
 - 2 said metallization layer includes a first metallization portion located over said
 - 3 die and a second metallization portion located over said package core

- 1 3. The microelectronic device claimed in claim 1, comprising:
 - 2 at least one de-coupling capacitor connected to said second surface of said grid
 - 3 array interposer unit to provide de-coupling for circuitry within said die.

- 1 4. The microelectronic device claimed in claim 3, wherein:
 - 2 said grid array interposer unit has a thickness between said first and second
 - 3 surfaces that is no greater than 0.5 millimeters.

- 1 5. The microelectronic device claimed in claim 1, wherein:
 - 2 said grid array interposer unit includes an opening that exposes a first portion
 - 3 of said metallization layer, said microelectronic device further comprising at least one
 - 4 de-coupling capacitor connected to said first portion of said metallization layer to
 - 5 provide de-coupling for circuitry within said die.

- 1 6. The microelectronic device claimed in claim 1, wherein:
 - 2 said die is fixed within said package core using an encapsulation material.

1 7. The microelectronic device claimed in claim 1, wherein:
2 said package core is formed from a dielectric board material having a metallic
3 cladding on at least one surface thereof.

1 8. The microelectronic device claimed in claim 7, wherein:
2 said metallic cladding is conductively coupled to ground during operation of
3 said device to provide a ground plane for at least one transmission structure within said
4 metallization layer.

1 9. The microelectronic device claimed in claim 7, wherein:
2 said metallic cladding is conductively coupled to a power source during device
3 operation to form a power plane.

1 10. The microelectronic device claimed in claim 7, wherein:
2 said metallization layer includes at least one ground pad that is conductively
3 coupled to said metallic cladding on said package core through one or more via
4 connections.

1 11. The microelectronic device claimed in claim 1, wherein:
2 said die includes a plurality of power bars and a plurality of ground bars
3 distributed on a surface thereof, each of said plurality of power bars being conductively
4 coupled to multiple power bond pads of said die and each of said plurality of ground
5 bars being conductively coupled to multiple ground bond pads of said die.

1 12. The microelectronic device claimed in claim 11, wherein:
2 said plurality of power bars and said plurality of ground bars are interleaved
3 within a central region of said surface of said die.

1 13. The microelectronic device claimed in claim 11, wherein:
2 said die includes a plurality of signal contact pads distributed within a peripheral
3 region of said surface.

1 14. The microelectronic device claimed in claim 1, wherein:
2 said metallization layer includes at least one power landing pad situated over
3 said die, said at least one power landing pad being conductively coupled to multiple
4 power bond pads on said die through corresponding via connections.

1 15. The microelectronic device claimed in claim 12, wherein:
2 said metallization layer includes at least one ground landing pad situated over
3 said die, said at least one ground landing pad being conductively coupled to multiple
4 ground bond pads on said die through corresponding via connections.

1 16. The microelectronic device claimed in claim 1, wherein:
2 said metallization layer includes at least one power landing pad situated over
3 said package core, said at least one power landing pad being conductively coupled to
4 multiple power bond pads on said die through a trace portion extending over said die
5 and a plurality of via connections.

1 17. The microelectronic device claimed in claim 1, wherein:
2 said metallization layer includes at least one signal landing pad situated over
3 said package core, said at least one signal landing pad being conductively coupled to
4 a signal bond pad on said die through a path including a transmission line segment.

1 18. The microelectronic device claimed in claim 1, wherein:
2 said microelectronic device includes a single metallization layer between said
3 die and said grid array interposer unit.

1 19. A method of fabricating a microelectronic device comprising:
2 fixing a die within an opening in a package core to create a die/core assembly;
3 applying a dielectric layer to a surface of said die/core assembly;
4 depositing a metallization layer above said dielectric layer, said metallization
5 layer having a first metallization portion over said die and a second metallization
6 portion over said package core;

7 providing a grid array interposer unit having a first surface and a second surface,
8 said first surface having a metallization pattern for connection to said metallization
9 layer of said die/core assembly and said second surface having an array of electrical
10 contacts for connection to an external circuit board; and

11 laminating said grid array interposer unit to said die/core assembly so that said
12 metallization pattern on said first surface thereof is conductively coupled to said
13 metallization layer on said die/core assembly.

1 20. The method claimed in claim 19, comprising:

2 attaching at least one capacitor to said second surface of said grid array
3 interposer unit to provide de-coupling for circuitry within said die.

1 21. The method claimed in claim 19, wherein:

2 said grid array interposer unit includes an opening that exposes a first portion
3 of said metallization layer after said grid array interposer has been laminated to said
4 die/core assembly, wherein said method comprises attaching a capacitor to said first
5 portion of said metallization layer to provide de-coupling for circuitry within said die.

1 22. The method claimed in claim 19, wherein:

2 said array of electrical contacts includes a plurality of pins, said plurality of pins
3 being attached to said grid array interposer unit before said grid array interposer unit is
4 laminated to said die/core assembly.

1 23. The method claimed in claim 19, wherein:
2 depositing a metallization layer includes depositing at least one power landing
3 pad and at least one ground landing pad over said die, said at least one power landing
4 pad being conductively coupled to a plurality of power bond pads of said die and said
5 at least one ground landing pad being conductively coupled to a plurality of ground
6 bond pads on said die.

1 24. An electrical system comprising:
2 a microelectronic device having:
3 a die/core assembly including a die fixed within a package core, said
4 die/core assembly having a first surface;
5 a metallization layer built up over said first surface of said die/core
6 assembly, said metallization layer having a first metallization portion over said
7 die and a second metallization portion over said package core; and
8 a grid array interposer unit laminated to said metallization layer, said
9 grid array interposer unit having a first array of electrical contacts on a surface
10 thereof; and
11 a circuit board having a second array of electrical contacts that correspond to
12 said first array of electrical contacts on said grid array interposer unit, said grid array
13 interposer unit being coupled to said circuit board so that each of said first array of
14 electrical contacts is conductively coupled to a corresponding contact within said
15 second array of electrical contacts.

1 25. The electrical system claimed in claim 24, wherein:
2 said circuit board is a computer motherboard.

1 26. The electrical system claimed in claim 24, wherein:
2 said first array of electrical contacts includes a plurality of pins.

1 27. The electrical system claimed in claim 24, wherein:
2 said first array of electrical contacts includes a plurality of solder balls.

1 28. A microelectronic device comprising:
2 a die/core assembly having a microelectronic die fixed within a package core,
3 said die/core assembly including a first surface;
4 a metallization layer built up over said first surface of said die/core assembly,
5 said metallization layer having a first metallization portion over said die and a second
6 metallization portion over said package core;
7 a grid array interposer unit laminated to said metallization layer; and
8 at least one capacitor conductively coupled to an exposed portion of said
9 metallization layer to provide de-coupling for circuitry within said microelectronic die.

1 29. The microelectronic device of claim 28, wherein:
2 said metallization layer includes at least one power landing pad situated over
3 said microelectronic die that is conductively coupled to multiple power bond pads on
4 said die and also to a corresponding power contact on said grid array interposer unit.

1 30. The microelectronic device of claim 28, wherein:
2 said metallization layer includes at least one power landing pad situated over
3 said package core that is conductively coupled to multiple power bond pads on said die
4 and also to a corresponding power contact on said grid array interposer unit.